Abstract-In this paper, a theory is developed in support of parallel realizations of the distributed sample scramblers (DSS) in the cell-based ATM transmission environment. For the relevant parallel realizations of the SRG (shift register generator) engines and the SRG sequence-generating circuits, the PSRG theory is applied which is readily available for parallel FSS (frame synchronous scrambler). For the synchronization of the parallel DSS, the double-sampling and double-correction schemes are employed as they efficiently match the two adjacently located sample conveyance channels within the ATM cells. The resulting synchronization conditions are described in terms of three theorems-one regarding the sampling time and vector's condition, and the other two regarding the correction time and vector's conditions for even-and odd-lengthed SRG's. Demonstration is given at the end on the use of the developed theory for parallel realizations of DSS in scrambling and descrambling the ITU-T recommended cell-based ATM signals.
I. INTRODUCTION
T HERE are two different ways of transmitting ATM cells in the BISDN-cell-based transmission and SDH (synchronous digital hierarchy)-based transmission [1] . As the data formatting differs between the two transmitting methods, the corresponding scrambling technique differs accordingly. For the cell-based ATM transmission the DSS (distributed sample scrambling) is used on the ATM cell stream, while for the SDH-based transmission, the FSS (frame synchronous scrambling) is applied to the SDH frame whose internal cell stream is self-synchronously scrambled [1] , [2] .
The transmission bit rates are multiples of 155.520 Mbit/s in the BISDN, and the rates of 155.520, 622.080, 2488.320 Mbit/s are of special interest. Since scrambling is a bit-level signal processing performed immediately before transmission, the scrambling rates are identical to the corresponding transmission bit rates. Therefore, it is challenging to perform scrambling on those high-bit-rate BISDN signals, and thus the concept of parallel scrambling has been introduced as a means to lower the scrambling rate.
Parallel scrambling refers to a set of scrambling operations performed at the base rate which collectively achieves the effect of the original serial scrambling at the transmission rate. In the case of the FSS, parallel scrambling techniques are available not only for the bit-interleaved multiplexing environment [3] , but also for the byte-interleaved multiplexing environment [4] . However, lower rate scrambling becomes a different issue in the case of DSS to be used in the cell-based ATM transmission. 1 Since the cell-based ATM signal is formed simply by concatenating ATM cells directly at the transmission rate, there is no bit-or byte-interleaved multiplexing process involved. Therefore, with all the similarity of the DSS to the FSS, the parallel scrambling techniques devised for the FSS are not directly applicable to the parallel scrambling of the DSS.
Another difficulty for parallel realization of the DSS comes from the DSS's unique nature-the sampling and correction processes for synchronization. Differently from the FSS, the DSS requires some samples to be taken from the SRG (shift register generator) in the scrambler for the synchronization of the descrambler. The samples are conveyed over prespecified transmission slots to the descrambler, and are used for the correction of the SRG states there. Therefore, it is important to keep the synchronization process transparent in the parallel realization of the DSS.
In this paper, we are going to work out those problems, finally presenting a parallel scrambling technique for the DSS in the cell-based ATM environment. We will first view the cellbased ATM signal as a bit-interleaved multiplexed signal of its parallel-converted streams, thus achieving the parallelism of lower rate signals. Secondly, we will employ the concept of double sampling and double correction as a means to keep the synchronization process unchanged in the parallel realization. Here, the word "double" reflects the channel slot size available for the transmission of the synchronization samples.
We will first consider the structure of parallel DSS, based on which functions and notations are defined for the mathematical modeling of the parallel DSS. Using the models, we will formulate the synchronization problems, and then investigate their solutions in terms of sampling and correction conditions. We will finally employ the results for parallel realizations of the DSS in the cell-based ATM transmission environment. 
II. PARALLEL REALIZATION OF DSS
The overall structure of the general DSS as described in [7] has the structure shown in Fig. 1 . 2 In the figure, denotes the serial SRG sequence in the scrambler to be added to the input bit stream for scrambling, and denotes its descrambler counterpart to be used for descrambling of the scrambled bit stream 3 Also, and denote the th samples, respectively, taken from the scrambler and the descrambler SRG's. In addition,
indicates the sampling time of the sample (or and is the correction time related to the sample (or For a length-SRG with the state vector (or in case the SRG belongs to the descrambler), the state transition matrix of the SRG engine renders the relation (1) and the generating vector of the sequence-generating circuitry yields the relation (2) In addition, the sampling vector of the sampling circuitry generates the sample (or under the relation
2 Refer to [7] for a detailed description on the operation of the general DSS in Fig. 1 . 3 All additions and multiplications in this paper are modulo-2 operations, except for those in subscripts or superscripts. and the correction vector of the correction circuitry contributes an amount of for the correction of thus changing (1) to (4) whenever correction occurs. In (3) and (4), denotes a reference time for sampling and for correction.
In order to consider the parallel realization of the DSS, we take the input bit stream as the bit-interleaved multiplexed signal of the lower rate sequences Then the scrambling part in Fig. 1(a) can be redrawn as Fig. 2(a) . If we move the serial scrambling process over the multiplexer, we obtain its equivalent parallel scrambling process shown in Fig. 2(b) . A similar set of diagrams can be drawn for the descrambling process. The resulting parallel scrambling and descrambling processes are then performed at times the original transmission rate, where can be chosen to be any desired number. 4 Therefore, the essential problem of parallel DSS lies in identifying sequences through that make the parallelscrambled and multiplexed output identical to It is the responsibility of the parallel SRG (PSRG) to reflect the change from serial scrambling to parallel scrambling, thereby generating parallel sequences in place of So the PSRG engine and the parallel sequence-generating circuitry should accommodate this change, which can be done by modifying the circuitry to generate the parallel sequences. In mathematical expression, it is equivalent to changing the state transition matrix in (1) and the generating vector in (2), respectively, to and thus yielding the modified expressions 4 The multiplexing factor N also retains the meaning of rate-reduction factor. While it can be chosen to be any number, it is desirable to take it as a submultiple of the ATM cell size, which is 424 bits (or 53 bytes), since sampling and correction processes occur ATM cell based.
Another important change to be made is in sampling and correction circuits. The correction process depends on the sampling process, and the sampling itself depends on the transmission channel slots available for sample conveyance. In the cell-based ATM environment, two adjacent bit slots HEC and HEC in the ATM cell header are assigned for sample conveyance in every ATM cell of 53 bytes (or 424 bits). So it is desirable to take two samples at each sampling, which occurs once in every 53 bytes. This implies that in the case of length-SRG's, sets of double sampling suffice to take all necessary SRG samples, where is when is even and is when is odd. The double sampling is thus done periodically once per ATM cell time, and sampling interval becomes where is assumed to be a submultiple of 424. 5 In mathematical expressions, the double sampling accompanies modification on (3). We denote by and the two samples taken from the scrambler SRG at the th sampling time (or and in the descrambler SRG), and denote by and the two corresponding sampling vectors. Then the double sampling modifies (3) to (7) Note that the sampling vectors are taken to be time invariant in this uniform sampling.
As the sampling changed into double sampling in compliance with the parallel processing, so the correction needs to be modified into double correction in which two corrections occur at each correction time. The double correction also occurs once in every 53 bytes, so the correction time may be indicated as for a correction delay with We denote by and the correction vectors, respectively, for the samples and (or and Then the double correction modifies (4) to 6 (8)
Note that the correction vectors are taken to be time invariant also.
If we reflect all the modifications required for parallel realization of DSS on Fig. 1 , we obtain the modified block diagram in Fig. 3 . The DMUX for the scrambler and the MUX for the descrambler are omitted in the figure.
Apparently, we observe that parallel processings occur in scrambling, descrambling, and comparison. However, more fundamental changes occur inside the SRG engine, the parallel sequence-generating block, the double-sampling block, and the double-correction block, which represent the functions in (5) Combining these two equations, along with (7) and the relation we get
Therefore, the relation between the finally corrected state distance vector and the initial state distance vector turns out to be (13) where is an correction matrix having the expression
In order to achieve the synchronization, it is necessary to make the final state distance vector a zero vector regardless of the initial state distance vector which can be done only by making the correction matrix a zero matrix. Therefore, the synchronization problem can be restated as a problem of identifying appropriate and to make the matrix in (14) a zero matrix.
A. Double-Sampling Condition
We first consider conditions on sampling interval and sampling vectors and under which there can exist and to make the correction matrix a zero matrix. We define the discrimination matrix as the following matrix: 
IV. PARALLEL DSS'S FOR ATM CELL SCRAMBLING
We finally apply the results derived in the previous sections to achieve parallel realizations of the DSS for the cell-based ATM transmission in BISDN.
According to the ITU-T document on ATM cell scrambling in BISDN [1] , the DSS (ITU-T DSS, to be more specific) employs the SRG as shown in Fig. 4(a) , whose characteristic polynomial is
The two uniformly distributed samples and of the SRG sequence are taken and conveyed over two contiguous bit slots and in the ATM cell header. The ATM cell size is 53 bytes (or 424 bits), and the transmission rate of the ATM cell is 155.520 or 622.080 Mbit/s. For the parallel realization of ITU-T DSS (or ITU-T PDSS, for short), we first decide the number of parallelism. Among the submultiples of 424, we choose 8 for since it also matches the byte-level parallel processing. With this choice, we can expect scrambling rates of 19.44
Mbit/s and 77.76 Mbit/s for the two cell-based ATM transmissions.
As far as the SRG engine is concerned, the DSS is no different from the FSS. So we apply the PSRG theory in [4] to determine the PSRG for the ITU-T PDSS. According to the PSRG theory, the PSRG for the ITU-T PDSS is a (1, 8) PSRG as shown in Fig. 4(b) . 11 The length is 31 in this case, and the state transition matrix and the generating vectors are, respectively, or 3, otherwise (22) and 11 The (M; N) PSRG, according to the definition in [4] , is an SRG which generates N parallel sequences for use in an M bit-interleaved environment. That is, the M-bit interleaved sequence of the N parallel sequences generated by the (M; N) PSRG is identical to the original sequence fs k g:
Noting that the bit-interleaved sequence of the eight parallel sequences is identical to the serial SRG sequence we can find that the samples and of the scrambler SRG in the serial ITU-T DSS correspond, respectively, to the samples and of the scrambler PSRG in the parallel DSS. In this case, and are the subsequences of and , respectively, and therefore, and
We employ the sampling time shifting technique as introduced in [7] If we adopt the correction vectors in (25b), we obtain the parallel descrambler for the ITU-T DSS as depicted in Fig. 5 . In the figure, the dotted box is a realization of the circuit of sampling vector which generates the descrambler PSRG state sample 13 Note that the parallel descrambler in Fig. 5 is properly synchronized to the serial SRG in Fig. 4(a) , as well as to the PSRG in Fig. 4(b) . That is, when the final correction is done, the 1-bit interleaved sequence of the eight parallel sequences in Fig. 5 is identical to the serial SRG sequence in Fig. 4(a) .
V. CONCLUDING REMARKS
In this paper, we have developed a theory to support parallel realizations of the DSS in the cell-based ATM transmission 13 The dotted box generating the samplet 5 t027 can be replaced by another circuit that picks up the sample directly at time t 0 27 and stores it until the correction time. However, it requires additional circuit complexity for the related clock generation and sample storage. Refer to [7] .
environment. Since the related sample conveyance channel is two adjacently located bits within the ATM cell, the synchronization scheme turns out most efficient when double sampling and double correction are employed. Therefore, the resulting parallel DSS can be called double-sampling (and double-correction)-based PDSS.
As far as the SRG is concerned, DSS is identical to the FSS, so the SRG engines and the SRG sequence-generating circuits for the two scramblers are the same. Therefore, the state transition matrix and the generating vectors can be directly obtained by applying the parallel SRG theory already developed for the parallel realization of FSS. However, for parallel realizations of the DSS, the sampling and correction processes should be additionally modified in compliance with the sequence parallelization. For this, the sampling-time shifting technique available in [7] can help to achieve one-time sampling and one-time correction processes in the parallel DSS.
The main theorems developed under this modified ATM transmission environment are three-fold-one to describe the sampling time and vectors condition, and the other two to describe the correction time and vectors conditions for even and odd To be more specific, the first theorem sets a guideline on the sampling time and the sampling vectors to make the DSS operable, and the second two theorems provide correction vectors applicable under the given operation conditions. In fact, the correction time could be anything as long as it occurs between two consecutive sampling times.
In the ITU-T DSS, the SRG length is 31, while all other parameters are our decision. We first chose to be 8 since it is a submultiple of 424 and well matches the usual bytebased parallel processing. This number along with the PSRG theory provided the PSRG state transition matrix and the generating vectors -With we got the sampling period since the parallelism reduces the number of processing steps to Keeping this in mind, we determined two sampling vectors and for use in double sampling that occurs at the frontmost time slot. For correction, we took the correction delay so that the correction occurs upon reception of the samples, and we evaluated the correction vectors and according to the theorems. The PDSS obtained through such a procedure is practically applicable as it is for scrambling and descrambling of the ITU-T recommended cell-based ATM signals at 155.520 and 622.080 Mbits/s rates. There could be other realizations of this, depending on other choices of and Nonetheless, the one introduced in this paper is viewed as the most efficient choice in terms of circuit complexity. Further, the PDSS theory developed in this paper is applicable to any DSS's that require double sampling.
